A probabilistic analysis of fault tolerance for switch block array in FPGAs

Author: Huang Jing   Tahoori Mehdi B.   Lombardi Fabrizio  

Publisher: Inderscience Publishers

ISSN: 1741-1068

Source: International Journal of Embedded Systems, Vol.1, Iss.3-4, 2006-06, pp. : 250-262

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract