Author: Kristovskii G. Terent’ev Yu.
Publisher: MAIK Nauka/Interperiodica
ISSN: 1063-7397
Source: Russian Microelectronics, Vol.34, Iss.1, 2005-01, pp. : 61-65
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Inductance Modeling for On-Chip Interconnects
By Tu S-W.
Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 1, 2003-04 ,pp. :
On-Chip Clock Faults' Detector
By Metra C.
Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. :
On-Chip Pseudorandom MEMS Testing
By Rufer L.
Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. :