Constraint graph used to minimize on-chip wiring area with regard to electromigration and conductor voltage drop

Author: Plekhanov A.  

Publisher: MAIK Nauka/Interperiodica

ISSN: 1063-7397

Source: Russian Microelectronics, Vol.38, Iss.4, 2009-07, pp. : 285-287

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract