Gate level leakage minimisation at 90 nm technology

Author： Chakraborty Angshuman   Pradhan Sambhu Nath  

Publisher： Inderscience Publishers

ISSN： 1757-2657

Source： International Journal of Computer Aided Engineering and Technology, Vol.5, Iss.4, 2013-09, pp. : 375-386

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Improving Gate-Level Simulation of Quantum Circuits

By Viamontes George F.   Markov Igor L.   Hayes John P.  

Quantum Information Processing, Vol. 2, Iss. 5, 2003-10 ,pp. : 347-380

Springer Publishing Company

Access to resources Recommend Favorite

A 90 nm All-digital Smart Temperature Sensor with Wireless Body Area Network Baseband Transceiver for Biotelemetry Applications

By Chung Ching-Che  

Journal of Signal Processing Systems, Vol. 64, Iss. 2, 2011-08 ,pp. : 241-248

Springer Publishing Company

Access to resources Recommend Favorite

Institutional rationales on speed and level of web technology adoption

By Hurtado Jose Manuel   Camara Sebastian Bruque   Gonzalez Jose Luis Galan  

International Journal of Information Technology and Management, Vol. 9, Iss. 2, 2009-12 ,pp. : 185-202

Inderscience Publishers

Access to resources Recommend Favorite

Beyond stage-gate processes: How to successfully exploit technology in large engineering firms

By Goddard Edward   Entwistle Peter   Godman James   Strachan Peter  

International Journal of Technology Intelligence and Planning, Vol. 6, Iss. 4, 2010-01 ,pp. : 340-355

Inderscience Publishers

Access to resources Recommend Favorite

Principles of Cost Minimisation in Wireless Networks

By Grout Vic  

Journal of Heuristics, Vol. 11, Iss. 2, 2005-03 ,pp. : 115-133

Springer Publishing Company

Access to resources Recommend Favorite