Reliable network-on-chip design for multi-core system-on-chip

ISSN： 0920-8542

Source： The Journal of Supercomputing, Vol.55, Iss.1, 2011-01, pp. : 86-102

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

HIBI Communication Network for System-on-Chip

By Salminen Erno Kangas Tero Hämäläinen Timo Riihimäki Jouni Lahtinen Vesa Kuusilinna Kimmo

Journal of VLSI Signal Processing, Vol. 43, Iss. 2-3, 2006-06 ,pp. : 185-205

Springer Publishing Company

Access to resources Recommend Favorite

Joint Validation of Application Models and Multi-Abstraction Network-on-Chip Platforms

International Journal of Embedded and Real-Time Communication Systems (IJERTCS), Vol. 1, Iss. 1, 2010-01 ,pp. : 86-101

IGI Global_journal

Access to resources Recommend Favorite

Integrated modelling and generation of a reconfigurable network-on-chip

By Ching Doris Schaumont Patrick Verbauwhede Ingrid

International Journal of Embedded Systems, Vol. 1, Iss. 3-4, 2006-06 ,pp. : 218-227

Inderscience Publishers

Access to resources Recommend Favorite

RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router

By Han Yin-He Liu Cheng Lu Hang Li Wen-Bo Zhang Lei Li Xiao-Wei

Journal of Computer Science and Technology, Vol. 28, Iss. 6, 2013-11 ,pp. : 1045-1053

Springer Publishing Company

Access to resources Recommend Favorite

Microsense: Sensor Framework for IoT System-on-Chip

International Journal of Handheld Computing Research (IJHCR), Vol. 7, Iss. 3, 2016-07 ,pp. : 38-55

IGI Global_journal

Access to resources Recommend Favorite