Heuristics for minimizing total completion time and maximum lateness on identical parallel machines with setup times

Author: Sabouni M.   Jolai F.   Mansouri A.  

Publisher: Springer Publishing Company

ISSN: 0956-5515

Source: Journal of Intelligent Manufacturing, Vol.21, Iss.4, 2010-08, pp. : 439-449

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract