Systolic Array Design for Low-level Image Processing

By Amin S.A.   Evans D.J.  

Kybernetes: The International Journal of Systems & Cybernetics, Vol. 23, Iss. 1, 1994-01 ,pp. : 26-38

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A Reconfigurable Bit-Serial VLSI Systolic Array Neuro-Chip

By Murtagh P.J.   Tsoi A.C.  

Journal of Parallel and Distributed Computing, Vol. 44, Iss. 1, 1997-07 ,pp. : 53-70

Academic Press

Access to resources Recommend Favorite

Computing all-pairs shortest paths on a linear systolic array and hardware realization on a reprogrammable FPGA platform

By Milovanović E.   Milovanović I.   Bekakos M.   Tselepis I.  

The Journal of Supercomputing, Vol. 40, Iss. 1, 2007-04 ,pp. : 49-66

Springer Publishing Company

Access to resources Recommend Favorite

Array Theory of Bounded Elements and its Applications

By Zhou Min   He Fei   Wang Bow-Yaw   Gu Ming   Sun Jiaguang  

Journal of Automated Reasoning, Vol. 52, Iss. 4, 2014-04 ,pp. : 379-405

Springer Publishing Company

Access to resources Recommend Favorite

The Formal Design Models of a Universal Array (UA) and its Implementation

By  

International Journal of Software Science and Computational Intelligence (IJSSCI), Vol. 3, Iss. 3, 2011-07 ,pp. : 69-89

IGI Global_journal

Access to resources Recommend Favorite