FGMOS flip-flop for low-power signal processing

Author： Cisneros-Sinencio Luis F.   Diaz-Sanchez Alejandro   Ramirez-Angulo Jaime  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.12, 2013-12, pp. : 1683-1689

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Energy-recovery low power C-PAL flip-flop design

By Wong H.H.   Lau K.T.  

Microelectronics International, Vol. 18, Iss. 2, 2001-05 ,pp. : 6-11

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Low-Power CMOS Analog Signal Processing Using Spatial Mapping

By Nsgmaeligss S.  

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 79-88

Springer Publishing Company

Access to resources Recommend Favorite

Low-power sequential circuit design using T flip-flops

By Wu Xunwei   Pedram Massoud  

International Journal of Electronics, Vol. 88, Iss. 6, 2001-06 ,pp. : 635-643

Taylor & Francis Ltd

Access to resources Recommend Favorite

A general structure of all-edges-triggered flip-flop based on multivalued clock

By Lang Yan-Feng   Shen Ji-Zhong  

International Journal of Electronics, Vol. 100, Iss. 12, 2013-12 ,pp. : 1637-1645

Taylor & Francis Ltd

Access to resources Recommend Favorite

Novel design and simulation of microthyristor-based flip-flop circuits

By Hafez I. M.   Zekry A.  

International Journal of Electronics, Vol. 91, Iss. 2, 2004-02 ,pp. : 107-117

Taylor & Francis Ltd

Access to resources Recommend Favorite