Area and time trade-offs for iterative modular division over GF(2m): novel algorithm and implementations on FPGA
Publisher: Taylor & Francis Ltd
ISSN: 1362-3060
Source: International Journal of Electronics, Vol.94, Iss.5, 2007-05, pp. : 515-529
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Testability Trade-Offs for BIST Data Paths
Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. :