A 12-bit compact column-parallel SAR ADC with dynamic power control technique for high-speed CMOS image sensors

Author： Quanliang Li Liyuan Liu Ye Han Zhongxiang Cao Nanjian Wu

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.35, Iss.10, 2014-10, pp. : 105008-105015

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

A Compact 3V, 70mW, 12-bit Video-Speed CMOS ADC

By Østrem G.S.

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 1, 1998-01 ,pp. : 27-36

Springer Publishing Company

Access to resources Recommend Favorite

High-speed low-power CMOS comparator dedicated to 10 bit 20 MHz pipeline ADCs for RF WLAN applications

By Guermaz M. B.

International Journal of Electronics, Vol. 95, Iss. 9, 2008-01 ,pp. : 869-878

Taylor & Francis Ltd

Access to resources Recommend Favorite

An analog front end with a 12-bit 3.2-MS/s SAR ADC for a power line communication system

Journal of Semiconductors, Vol. 35, Iss. 11, 2014-11 ,pp. : 115008-115015

IOP Publishing

Access to resources Recommend Favorite

A high-speed algorithmic ADC

By Riewruja Vanchai Chaikla Amphawan

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 719-733

Taylor & Francis Ltd

Access to resources Recommend Favorite

Giga-bit CMOS equalizers for high-speed data links

By Poe David

Analog Integrated Circuits and Signal Processing, Vol. 75, Iss. 3, 2013-06 ,pp. : 483-490

Springer Publishing Company

Access to resources Recommend Favorite