Architectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems

ISSN： 1742-6596

Source： Journal of Physics: Conference Series , Vol.513, Iss.5, 2014-06, pp. : 8-12

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Analysis of performance improvements for host and GPU interface of the APENet+ 3D Torus network

Journal of Physics: Conference Series , Vol. 523, Iss. 1, 2014-06 ,pp. : 85-92

IOP Publishing

Access to resources Recommend Favorite

APEnet+: high bandwidth 3D torus direct network for petaflops scale commodity clusters

Journal of Physics: Conference Series , Vol. 331, Iss. 5, 2011-12 ,pp. : 171-176

IOP Publishing

Access to resources Recommend Favorite

Hardware and Software Design of FPGA-based PCIe Gen3 interface for APEnet+ network interconnect system

Journal of Physics: Conference Series , Vol. 664, Iss. 9, 2015-12 ,pp. : 114-121

IOP Publishing

Access to resources Recommend Favorite

Implementation of the 2-D Wavelet Transform into FPGA for Image

Journal of Physics: Conference Series , Vol. 274, Iss. 1, 2011-01 ,pp. : 376-383

IOP Publishing

Access to resources Recommend Favorite

FPGA Implementation of a BPSK 1D-CNN Demodulator

By Liu Yan Shen Yue Li Li Wang Hai

Applied Sciences, Vol. 8, Iss. 3, 2018-03 ,pp. : 441-441

MDPI

Access to resources Recommend Favorite