Cost reduction in bottom‐up hierarchical‐based VLSI floorplanning designs

E-ISSN： 1097-007x|43|3|286-306

ISSN： 0098-9886

Source： INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol.43, Iss.3, 2015-03, pp. : 286-306

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Electrocatalysts: Bottom‐Up Construction of Triazine‐Based Frameworks as Metal‐Free Electrocatalysts for Oxygen Reduction Reaction (Adv. Mater. 20/2015)

ADVANCED MATERIALS, Vol. 27, Iss. 20, 2015-05 ,pp. : 3189-3189

John Wiley & Sons Inc

Access to resources Recommend Favorite

Bottom‐Up Construction of Triazine‐Based Frameworks as Metal‐Free Electrocatalysts for Oxygen Reduction Reaction

ADVANCED MATERIALS, Vol. 27, Iss. 20, 2015-05 ,pp. : 3190-3195

John Wiley & Sons Inc

Access to resources Recommend Favorite

Combining Bottom‐Up Self‐Assembly with Top‐Down Microfabrication to Create Hierarchical Inverse Opals with High Structural Order

SMALL, Vol. 11, Iss. 34, 2015-09 ,pp. : 4334-4340

John Wiley & Sons Inc

Access to resources Recommend Favorite

An ILP based hierarchical global routing approach for VLSI ASIC design

By Yang Zhen

Optimization Letters, Vol. 1, Iss. 3, 2007-06 ,pp. : 281-297

Springer Publishing Company

Access to resources Recommend Favorite

State-saving transformations for efficient bottom-up evaluation of logic programs and rule-based systems

By Hinkelmann K. Hintze H.

Annals of Mathematics and Artificial Intelligence, Vol. 20, Iss. 1-4, 1997-01 ,pp. : 335-356

Springer Publishing Company

Access to resources Recommend Favorite