A low power, low noise figure quadrature demodulator for a 60 GHz receiver in 65-nm CMOS technology

Author： Zhigong Wang   Zhiqun Li   Qin Li   Yang Liu   Zhigong Wang  

Publisher： IOP Publishing

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.36, Iss.4, 2015-04, pp. : 45005-45013

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 60 GHz receiver front-end in 65 nm CMOS

By Tao Sha  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 61-71

Springer Publishing Company

Access to resources Recommend Favorite

Design of Low Power 2.4GHz CMOS Cascode LNA with Reduced Noise Figure for WSN Applications

By Manjula S.  

Wireless Personal Communications, Vol. 70, Iss. 4, 2013-06 ,pp. : 1965-1976

Springer Publishing Company

Access to resources Recommend Favorite

A low-power time-domain VCO-based ADC in 65 nm CMOS

By Chenluan Wang   Shengxi Diao   Fujiang Lin  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105009-105014

IOP Publishing

Access to resources Recommend Favorite

A low power 20 GHz comparator in 90 nm COMS technology

By Kai Tang   Qiao Meng   Zhigong Wang   Ting Guo  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55002-55007

IOP Publishing

Access to resources Recommend Favorite

A low-power CMOS WIA-PA transceiver with a high sensitivity GFSK demodulator

By Tao Yang   Yu Jiang   Shengyou Liu   Guiliang Guo   Yuepeng Yan  

Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. : 65005-65012

IOP Publishing

Access to resources Recommend Favorite