Related content

Design for manufacturability of a VDSM standard cell library

By Chong Zhou   Lan Chen   Jianping Zeng   Minghui Yin   Jie Zhao  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25015-25020

IOP Publishing

Access to resources Recommend Favorite

Repeater stage timing analysis for VLSI resistive interconnects

By Chandel Rajeevan   Sarkar S.   Agarwal R.P.  

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 19-25

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

The accuracy and validity of the simulation of VLSI MOS transistors

By Denisenko V.  

Russian Microelectronics, Vol. 38, Iss. 4, 2009-07 ,pp. : 273-278

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

New Method for Standard-Cell Routing Subject to Electrical Constraints

By Plekhanov A. S.  

Russian Microelectronics, Vol. 32, Iss. 6, 2003-11 ,pp. : 339-346

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

An Analog VLSI, Scale Invariant Method for Edge Detection

By Wilson D.M.  

Analog Integrated Circuits and Signal Processing, Vol. 23, Iss. 3, 2000-06 ,pp. : 211-226

Springer Publishing Company

Access to resources Recommend Favorite