Related content

Designing a novel high-performance FPGA architecture for data intensive applications

By Siozios Kostas  

Journal of Real-Time Image Processing, Vol. 4, Iss. 2, 2009-06 ,pp. : 155-166

Springer Publishing Company

Access to resources Recommend Favorite

Parallel implementation of Gray Level Co-occurrence Matrices and Haralick texture features on cell architecture

By Shahbahrami Asadollah   Pham Tuan   Bertels Koen  

The Journal of Supercomputing, Vol. 59, Iss. 3, 2012-03 ,pp. : 1455-1477

Springer Publishing Company

Access to resources Recommend Favorite

An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform

By Chandrasekaran Shrutisagar  

Journal of Real-Time Image Processing, Vol. 3, Iss. 3, 2008-09 ,pp. : 183-193

Springer Publishing Company

Access to resources Recommend Favorite

TEXTURE ALGORITHMS: PERFORMANCE VARIABILITY ACROSS DATA SETS

By Singh Maneesha   Singh Sameer  

Cybernetics and Systems, Vol. 34, Iss. 1, 2003-01 ,pp. : 1-17

Taylor & Francis Ltd

Access to resources Recommend Favorite

High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications

By Kakarountas Athanasios   Michail Haralambos   Milidonis Athanasios   Goutis Costas   Theodoridis George  

The Journal of Supercomputing, Vol. 37, Iss. 2, 2006-08 ,pp. : 179-195

Springer Publishing Company

Access to resources Recommend Favorite