Hardware–software optimizations of reconfigurable multi-core processors for floating-point computations of large sparse matrices

Author： Wang Xiaofang  

Publisher： Springer Publishing Company

ISSN： 1861-8200

Source： Journal of Real-Time Image Processing, Vol.9, Iss.1, 2014-03, pp. : 187-204

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Termination of Floating-Point Computations

By Serebrenik Alexander   Schreye Danny  

Journal of Automated Reasoning, Vol. 34, Iss. 2, 2005-12 ,pp. : 141-177

Springer Publishing Company

Access to resources Recommend Favorite

Floating-point versus Symbolic Computations in the QD-algorithm

By Cuyt A.  

Journal of Symbolic Computation, Vol. 24, Iss. 6, 1997-12 ,pp. : 695-703

Academic Press

Access to resources Recommend Favorite

A Compact DSP Core with Static Floating-Point Arithmetic

By Lin Tay-Jyi   Lin Hung-Yueh   Chao Chie-Min   Liu Chih-Wei   Jen Chih-Wei  

Journal of VLSI Signal Processing, Vol. 42, Iss. 2, 2006-02 ,pp. : 127-138

Springer Publishing Company

Access to resources Recommend Favorite

Sparse matrix operations on several multi-core architectures

By Trinitis Carsten   Küstner Tilman   Weidendorfer Josef   Smajic Jasmin  

The Journal of Supercomputing, Vol. 57, Iss. 2, 2011-08 ,pp. : 132-140

Springer Publishing Company

Access to resources Recommend Favorite

A Machine Learning Based Meta-Scheduler for Multi-Core Processors

By  

International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), Vol. 1, Iss. 4, 2010-10 ,pp. : 46-59

IGI Global_journal

Access to resources Recommend Favorite