Hardware and Software Design of FPGA-based PCIe Gen3 interface for APEnet+ network interconnect system

E-ISSN： 1742-6596|664|9|114-121

ISSN： 1742-6596

Source： Journal of Physics: Conference Series , Vol.664, Iss.9, 2015-12, pp. : 114-121

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

A PCIe Gen3 based readout for the LHCb upgrade

Journal of Physics: Conference Series , Vol. 513, Iss. 1, 2014-06 ,pp. : 133-139

IOP Publishing

Access to resources Recommend Favorite

Architectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems

Journal of Physics: Conference Series , Vol. 513, Iss. 5, 2014-06 ,pp. : 8-12

IOP Publishing

Access to resources Recommend Favorite

Fine-grain reconfigurable platform: FPGA hardware design and software toolset development

Journal of Physics: Conference Series , Vol. 10, Iss. 1, 2005-01 ,pp. : 352-356

IOP Publishing

Access to resources Recommend Favorite

FPGA-Based Multiprocessor System for Injection Molding Control

By Muñoz-Barron Benigno Morales-Velazquez Luis Romero-Troncoso Rene J. Rodriguez-Donate Carlos Trejo-Hernandez Miguel Benitez-Rangel Juan P. Osornio-Rios Roque A.

Sensors, Vol. 12, Iss. 10, 2012-10 ,pp. : 14068-14083

MDPI

Access to resources Recommend Favorite

Analysis of performance improvements for host and GPU interface of the APENet+ 3D Torus network

Journal of Physics: Conference Series , Vol. 523, Iss. 1, 2014-06 ,pp. : 85-92

IOP Publishing

Access to resources Recommend Favorite