Publisher： Cambridge University Press
E-ISSN： 1759-0795|7|3-4|407-414
ISSN： 1759-0787
Source： International Journal of Microwave and Wireless Technologies, Vol.7, Iss.3-4, 2015-06, pp. : 407-414
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
This paper describes the design considerations, integration issues, packaging, and experimental performance of recently developed D-Band dual-channel transceiver with on-chip antennas fabricated in a SiGe-BiCMOS technology. The design comprises a fully integrated transceiver circuit with quasi-monostatic architecture that operates between 114 and 124 GHz. All analog building blocks are controllable via a serial peripheral interface to reduce the number of connections and facilitate the communication between digital processor and analog building blocks. The two electromagnetically coupled patch antennas are placed on the top of the die with 8.6 dBi gain and have a simulated efficiency of 60%. The chip consumes 450 mW and is wire-bonded into an open-lid 5 × 5 mm2 quad-flat no-leads package. Measurement results for the estimation of range, and azimuth angle in single object situation are presented.
Related content
Access to resources
Recommend
