Low Power Clock Network Design

Author: Vaisband Inna   Friedman Eby G.   Ginosar Ran   Kolodny Avinoam  

Publisher: MDPI

E-ISSN: 2079-9268|1|1|219-246

ISSN: 2079-9268

Source: Journal of Low Power Electronics and Applications, Vol.1, Iss.1, 2011-05, pp. : 219-246

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract