Author： Shapiro Alexander Friedman Eby G.
Publisher： MDPI
E-ISSN： 2079-9268|4|2|138-152
ISSN： 2079-9268
Source： Journal of Low Power Electronics and Applications, Vol.4, Iss.2, 2014-06, pp. : 138-152
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Near threshold circuits (NTC) are an attractive and promising technology that provides significant power savings with some delay penalty. The combination of NTC technology with MOS current mode logic (MCML) is examined in this work. By combining MCML with NTC, the constant power consumption of MCML is reduced to leakage power levels that can be tolerated in certain modern applications. Additionally, the speed of NTC is improved due to the high speed nature of MCML technology. A 14 nm Fin field effect transistor (FinFET) technology is used to evaluate these combined circuit techniques. A 32-bit Kogge Stone adder is chosen as a demonstration vehicle for feasibility analysis. MCML with NTC is shown to yield enhanced power efficiency when operated above 1 GHz with a 100% activity factor as compared to standard CMOS. MCML with NTC is more power efficient than standard CMOS beyond 9 GHz over a wide range of activity factors. MCML with NTC also exhibits significantly lower noise levels as compared to standard CMOS. The results of the analysis demonstrate that pairing NTC and MCML is efficient when operating at high frequencies and activity factors.
Related content
Access to resources
Recommend
By Alawad Mohammed DeMara Ronald F. Lin Mingjie
Journal of Low Power Electronics and Applications, Vol. 5, Iss. 1, 2015-03 ,pp. :
By Zhou Liang Parameswaran Ravi Parsan Farhad A. Smith Scott C. Di Jia
Journal of Low Power Electronics and Applications, Vol. 5, Iss. 2, 2015-05 ,pp. :