FPGA Accelerating Core Design Based on XNOR Neural Network Algorithm

Publisher: Edp Sciences

E-ISSN: 2261-236x|173|issue|01024-01024

ISSN: 2261-236x

Source: MATEC Web of conference, Vol.173, Iss.issue, 2018-06, pp. : 01024-01024

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract