Impact of channel doping and spacer architecture on analog/RF performance of low power junctionless MOSFETs

Publisher： IOP Publishing

E-ISSN： 1361-6641|30|1|15002-15012

ISSN： 0268-1242

Source： Semiconductor Science and Technology, Vol.30, Iss.1, 2015-01, pp. : 15002-15012

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

The impact of gate misalignment on the analog performance of a dual-material double gate junctionless transistor

By Amin S. Intekhab   Sarin R. K.  

Journal of Semiconductors, Vol. 36, Iss. 9, 2015-09 ,pp. : 94001-94007

IOP Publishing

Access to resources Recommend Favorite

Accurate Characterization of Silicon-On-Insulator MOSFETs for the Design of Low-Voltage, Low-Power RF Integrated Circuits

By Raskin J.-P.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 2, 2000-11 ,pp. : 133-155

Springer Publishing Company

Access to resources Recommend Favorite

An optimized junctionless GAA MOSFET design based on multi-objective computation for high-performance ultra-low power devices

By Bendib T.   Djeffal F.   Meguellati M.  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 74002-74007

IOP Publishing

Access to resources Recommend Favorite

High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply

By  

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24003-24008

IOP Publishing

Access to resources Recommend Favorite

Analog performance of double gate junctionless tunnel field effect transistor

By Akram M. W.   Ghosh Bahniman  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 74001-74005

IOP Publishing

Access to resources Recommend Favorite