A 6‐Gbps/lane receiver for a clock‐forwarded link in 65‐nm CMOS process

Publisher： John Wiley & Sons Inc

E-ISSN： 1097-007x|43|4|544-552

ISSN： 0098-9886

Source： INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol.43, Iss.4, 2015-04, pp. : 544-552

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 3.6‐mW 6‐GHz current‐reuse VCO‐buffer with improved load drivability in 65‐nm CMOS

By  

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol. 43, Iss. 1, 2015-01 ,pp. : 133-138

John Wiley & Sons Inc

Access to resources Recommend Favorite

A 60 GHz semi‐distributed power combiner in 65 nm CMOS technology

By  

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 60, Iss. 2, 2018-02 ,pp. : 378-385

John Wiley & Sons Inc

Access to resources Recommend Favorite

60‐GHz low‐power OOK transmitter in 65‐NMCMOS technology

By  

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 57, Iss. 8, 2015-08 ,pp. : 1977-1980

John Wiley & Sons Inc

Access to resources Recommend Favorite

Design of a 75–110‐GHz millimeter‐wave 90‐nm CMOS highly isolated transmitter/receiver switch by leakage‐cancellation technique

By  

MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, Vol. 58, Iss. 11, 2016-11 ,pp. : 2725-2731

John Wiley & Sons Inc

Access to resources Recommend Favorite

Integrating MTJ Devices into a 130nm CMOS Process Flow

By  

Advances in Science and Technology, Vol. 2016, Iss. 99, 2017-01 ,pp. : 81-89

Trans Tech Publications

Access to resources Recommend Favorite