![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
Author: Srivastava A. Venkata H.N.
Publisher: Elsevier
ISSN: 0167-9260
Source: Integration, the VLSI Journal, Vol.36, Iss.3, 2003-10, pp. : 87-101
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Related content
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
Circuit analysis of BiCMOS gate delay
International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. :
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)