Synthesis of integer multipliers in sum of pseudoproducts form

Author： Ciriani V.   Luccio F.   Pagli L.  

Publisher： Elsevier

ISSN： 0167-9260

Source： Integration, the VLSI Journal, Vol.36, Iss.3, 2003-10, pp. : 103-119

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

On the synthesis of bit-parallel Galois field multipliers with on-line SEC and DED

By Mathew J.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1161-1173

Taylor & Francis Ltd

Access to resources Recommend Favorite

Synthesis and implementation of non-integer integrators using RLC devices

By Daou Roy Abi Zeid  

International Journal of Electronics, Vol. 96, Iss. 12, 2009-12 ,pp. : 1207-1223

Taylor & Francis Ltd

Access to resources Recommend Favorite

Synthesis of Time Delay Networks Approximating the Pulse Response Described by an Integer Power of a Sinusoid Over Its Semi-Period

By Filanovsky I.M.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 1, 2001-07 ,pp. : 83-90

Springer Publishing Company

Access to resources Recommend Favorite

Fast C-testable array multipliers

By Gizopoulos Dimitris   Nikolos Dimitris   Paschalis Antonis  

International Journal of Electronics, Vol. 80, Iss. 4, 1996-04 ,pp. : 561-582

Taylor & Francis Ltd

Access to resources Recommend Favorite

New Four-Quadrant CMOS Current-Mode and Voltage-Mode Multipliers

By Hashiesh Mohammed  

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 3, 2005-12 ,pp. : 295-307

Springer Publishing Company

Access to resources Recommend Favorite