Squashing code size in microcoded IPs while delivering high decompression speed

ISSN： 0929-5585

Source： Design Automation for Embedded Systems, Vol.14, Iss.3, 2010-09, pp. : 265-284

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Delivering relative differentiated services in future high-speed networks using hierarchical dynamic deficit round robin

By Wu Chin-Chi Wu Hsien-Ming Lin Woei

Multimedia Systems, Vol. 13, Iss. 3, 2007-09 ,pp. : 205-221

Springer Publishing Company

Access to resources Recommend Favorite

Analysis of Turbo Code Behavior with Extrinsic Information Transfer Charts in High-Speed Wireless Data Services

International Journal of Interdisciplinary Telecommunications and Networking (IJITN), Vol. 9, Iss. 4, 2017-10 ,pp. : 26-36

IGI Global_journal

Access to resources Recommend Favorite

Realtime configuration code decompression for dynamic FPGA self reconfiguration: evaluation and implementation

By Hubner Michael Ullmann Michael Becker Jurgen

International Journal of Embedded Systems, Vol. 1, Iss. 3-4, 2006-06 ,pp. : 263-273

Inderscience Publishers

Access to resources Recommend Favorite

Code size reduction by compressing repeated instruction sequences

By Wang Shao-Yang Chang Rong-Guey

The Journal of Supercomputing, Vol. 40, Iss. 3, 2007-06 ,pp. : 319-331

Springer Publishing Company

Access to resources Recommend Favorite

High speed arc welding

By Nishikawa Seigo

Industrial Robot: An International Journal, Vol. 26, Iss. 5, 1999-07 ,pp. : 371-377

Emerald Group Publishing Ltd

Access to resources Recommend Favorite