Related content

Cell design methodology (CDM) for balanced Carry–InverseCarry circuits in hybrid-CMOS logic style

By      

International Journal of Electronics, Vol. 101, Iss. 10, 2014-10 ,pp. : 1357-1374

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design for manufacturability of a VDSM standard cell library

By Chong Zhou   Lan Chen   Jianping Zeng   Minghui Yin   Jie Zhao  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25015-25020

IOP Publishing

Access to resources Recommend Favorite

Design and testing of data-driven self-timed RSFQ shift register

By John Deng Z.   Yoshikawa N.   Whiteley S.R.   Van Duzer T.  

Applied Superconductivity, Vol. 6, Iss. 10, 1999-10 ,pp. : 585-589

Elsevier

Access to resources Recommend Favorite

Methodology for the design of a 4-bit soft-hardware-logic circuit based on neuron MOS transistors

By Reyes-Barranca M. A.   Medina-Santiago A.  

International Journal of Electronics, Vol. 95, Iss. 6, 2008-01 ,pp. : 517-530

Taylor & Francis Ltd

Access to resources Recommend Favorite

Integrated Inductors Modeling for Library Development and Layout Generation

By Sendra J.R.  

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 2-3, 2003-05 ,pp. : 121-132

Springer Publishing Company

Access to resources Recommend Favorite