The complexity of VLSI power-delay optimization by interconnect resizing

Author: Moiseev Konstantin  

Publisher: Springer Publishing Company

ISSN: 1382-6905

Source: Journal of Combinatorial Optimization, Vol.23, Iss.2, 2012-02, pp. : 292-300

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract