Author： Mohanty Basant K. Mahajan Anurag
Publisher： American Scientific Publishers
ISSN： 1546-1998
Source： Journal of Low Power Electronics, Vol.9, Iss.1, 2013-04, pp. : 37-44
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Design of New Optimized Architecture Processor for DWT
By Souani C. Atri M. Abid M. Torki K. Tourki R.
Real-Time Imaging, Vol. 6, Iss. 4, 2000-08 ,pp. :
Access to resources
Recommend
A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing
By Batlle J. Martí J. Ridao P. Amat J.
Real-Time Imaging, Vol. 8, Iss. 5, 2002-10 ,pp. :
A Real-Time Image Segmentation on a Massively Parallel Architecture
By Meribout M. Nakanishi M. Ogura T.
Real-Time Imaging, Vol. 5, Iss. 4, 1999-08 ,pp. :