High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.47, Iss.1, 2007-04, pp. : 47-57

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications

By Kakarountas Athanasios Michail Haralambos Milidonis Athanasios Goutis Costas Theodoridis George

The Journal of Supercomputing, Vol. 37, Iss. 2, 2006-08 ,pp. : 179-195

Springer Publishing Company

Access to resources Recommend Favorite

Sensorless high-speed BLDC machine using hardware-RFO

By Shen Jian-Xin Hao He Jin Meng-Jia Fei Wei-Zhong

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 31, Iss. 1, 2011-12 ,pp. : 182-190

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Simple Available Bandwidth Utilization Library for High-Speed Wide Area Networks

By Grossman Robert Mazzucco M. Sivakumar H. Pan Y. Zhang Q.

The Journal of Supercomputing, Vol. 34, Iss. 3, 2005-12 ,pp. : 231-242

Springer Publishing Company

Access to resources Recommend Favorite

Software architectures for hardware agents

By Hexmoor Henry Kortenkamp David Horswill Ian

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 9, Iss. 2-3, 1997-04 ,pp. : 147-156

Taylor & Francis Ltd

Access to resources Recommend Favorite

Software architectures for hardware agents

By Hexmoor Henry Kortenkamp David Horswill Ian

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 9, Iss. 2-3, 1997-04 ,pp. : 145-145

Taylor & Francis Ltd

Access to resources Recommend Favorite