Multilevel Optimization for Large-Scale Hierarchical FPGA Placement

Author: Dai Hui  

Publisher: Springer Publishing Company

ISSN: 1000-9000

Source: Journal of Computer Science and Technology, Vol.25, Iss.5, 2010-09, pp. : 1083-1091

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract