An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.17, Iss.2, 2001-04, pp. : 97-107

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An effective logic BIST scheme based on LFSR-reseeding and TVAC

International Journal of Electronics, Vol. 101, Iss. 9, 2014-09 ,pp. : 1217-1229

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L. Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite

Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST

By Liang H-G.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 159-170

Springer Publishing Company

Access to resources Recommend Favorite

A BIST Scheme for SNDR Testing of ΣΔ ADCs Using Sine-Wave Fitting

By Rolíndez Luis

Journal of Electronic Testing, Vol. 22, Iss. 4-6, 2006-12 ,pp. : 325-335

Springer Publishing Company

Access to resources Recommend Favorite

Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor

By Novák O.

Journal of Electronic Testing, Vol. 20, Iss. 1, 2004-02 ,pp. : 109-122

Springer Publishing Company

Access to resources Recommend Favorite