Author： te Beest F.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.19, Iss.4, 2003-08, pp. : 397-406
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Scan Test Strategy for Asynchronous-Synchronous Interfaces
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :
Access to resources
Recommend
Enhanced Reduced Pin-Count Test for Full-Scan Design
By Vranken H.
Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. :
Hybrid Fault Simulation for Synchronous Sequential Circuits
By Becker B.
Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. :