A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors

By Chang T-C.  

Journal of Electronic Testing, Vol. 16, Iss. 1-2, 2000-02 ,pp. : 13-27

Springer Publishing Company

Access to resources Recommend Favorite

Bridging Faults in Pipelined Circuits

By Favalli M.  

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 617-629

Springer Publishing Company

Access to resources Recommend Favorite

An RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation

By Shen J.  

Journal of Electronic Testing, Vol. 16, Iss. 1-2, 2000-02 ,pp. : 67-81

Springer Publishing Company

Access to resources Recommend Favorite

RTL Design Validation, DFT and Test Pattern Generation for High Defects Coverage

By Santos M.B.   Gonçalves F.M.   Teixeira I.C.   Teixeira J.P.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 179-187

Springer Publishing Company

Access to resources Recommend Favorite

Logic Design Validation via Simulation and Automatic Test Pattern Generation

By Al-asaad H.  

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 575-589

Springer Publishing Company

Access to resources Recommend Favorite