An asynchronous copy-back cache architecture

Author： Hormdee D. Garside J.D. Furber S.B.

Publisher： Elsevier

ISSN： 0141-9331

Source： Microprocessors and Microsystems, Vol.27, Iss.10, 2003-11, pp. : 485-500

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

NetCache architecture and deployment

By Narkiewicz U. Danzig P.

Computer Networks and ISDN Systems, Vol. 30, Iss. 22, 1998-11 ,pp. : 2081-2091

Elsevier

Access to resources Recommend Favorite

Decentralized Architecture for Asynchronous Sensors

By Nebot E.M.

Autonomous Robots, Vol. 6, Iss. 2, 1999-04 ,pp. : 147-164

Springer Publishing Company

Access to resources Recommend Favorite

Characterising the performance of cache-aware placement of virtual machines on a multi-core architecture

By Emeneker Wesley Apon Amy

International Journal of Ad Hoc and Ubiquitous Computing, Vol. 10, Iss. 2, 2012-07 ,pp. : 84-95

Inderscience Publishers

Access to resources Recommend Favorite

SPEED DMON: Cache Coherence on an Optical Multichannel Interconnect Architecture

By Ha J.H. Pinkston T.M.

Journal of Parallel and Distributed Computing, Vol. 41, Iss. 1, 1997-01 ,pp. : 78-91

Academic Press

Access to resources Recommend Favorite

A distributed cache architecture with snooping for QoS routing in large networks

By Rezvan M. Pawlikowski K. Sirisena H.

Computer Networks, Vol. 44, Iss. 2, 2004-02 ,pp. : 189-209

Elsevier

Access to resources Recommend Favorite