Efficient premature edge breakdown prevention in SiAPD fabrication using the standard CMOS process

Author： Kamrani Ehsan Lesage Frederic Sawan Mohamad

ISSN： 0268-1242

Source： Semiconductor Science and Technology, Vol.28, Iss.4, 2013-04, pp. : 45008-45013

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Novel multiple-selected and multiple-valued memory design using negative differential resistance circuits suitable for standard SiGe-based BiCMOS process

By Gan Kwang-Jow

Analog Integrated Circuits and Signal Processing, Vol. 59, Iss. 2, 2009-05 ,pp. : 161-167

Springer Publishing Company

Access to resources Recommend Favorite

An efficient self-timed adder realized using conventional CMOS standard cells

By Perri Stefania Corsonello Pasquale Cocorullo Giuseppe

International Journal of Electronics, Vol. 90, Iss. 6, 2003-06 ,pp. : 413-422

Taylor & Francis Ltd

Access to resources Recommend Favorite

A toroidal inductor integrated in a standard CMOS process

By Vandi Luca Andreani Pietro Temporiti Enrico Sacchi Enrico Bietti Ivan Ghezzi Cesare Castello Rinaldo

Analog Integrated Circuits and Signal Processing, Vol. 50, Iss. 1, 2007-01 ,pp. : 39-46

Springer Publishing Company

Access to resources Recommend Favorite

Very Low-Voltage Switched-Current Circuits in Standard Digital CMOS Process

By Tan N.

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 3, 1999-12 ,pp. : 253-262

Springer Publishing Company

Access to resources Recommend Favorite

Exponential and Logarithmic Functions Using Standard CMOS 0.8 m Technology

By Abouchi N. Gallorini R.

Analog Integrated Circuits and Signal Processing, Vol. 27, Iss. 1-2, 2001-04 ,pp. : 73-83

Springer Publishing Company

Access to resources Recommend Favorite