Parametric Yield Optimization of MOS IC's Affected by Device Mismatch

Author: Conti M.  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.29, Iss.3, 2001-12, pp. : 181-199

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract