A Reduced Delay Method for Improving the Performance of Sigma-Delta Analog-to-Digital Converters (ADC)

Author： Luh L.

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.30, Iss.3, 2002-03, pp. : 207-215

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Superconducting sigma-delta analog-to-digital converters

By Miller D.L. Przybysz J.X. Worsham A.H. Miklich A.H.

Applied Superconductivity, Vol. 6, Iss. 10, 1999-10 ,pp. : 657-661

Elsevier

Access to resources Recommend Favorite

A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters

By Gao Y.

Analog Integrated Circuits and Signal Processing, Vol. 22, Iss. 1, 2000-01 ,pp. : 51-60

Springer Publishing Company

Access to resources Recommend Favorite

Delta-sigma modulator of the analog-to-digital converter with ternary data encoding

By Morozov D. Pilipko M. Korotkov A.

Russian Microelectronics, Vol. 40, Iss. 1, 2011-01 ,pp. : 59-69

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

A Frequency Delta-Sigma Analog-to-Digital Converter Operating at a Power-Supply Voltage of 0.6 V

By Høvin M.E.

Analog Integrated Circuits and Signal Processing, Vol. 34, Iss. 1, 2003-01 ,pp. : 17-24

Springer Publishing Company

Access to resources Recommend Favorite

Excess loop delay cancellation in sigma–delta modulators

By Deilam Salehi Mohamad Miyar Naimi Hosein

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 2, 2014-05 ,pp. : 245-254

Springer Publishing Company

Access to resources Recommend Favorite