A Symbolic Pole/Zero Extraction Methodology Based on Analysis of Circuit Time-Constants

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.31, Iss.2, 2002-05, pp. : 101-118

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Computation of Approximate Symbolic Pole/Zero Expressions: Special Issue on SMACD 2002 (Guest Editor: Florin Constantinescu)

By Constantinescu F.

Analog Integrated Circuits and Signal Processing, Vol. 40, Iss. 3, 2004-09 ,pp. : 255-264

Springer Publishing Company

Access to resources Recommend Favorite

High-Speed CMOS Track/Hold Circuit Design

By Kobayashi H.

Analog Integrated Circuits and Signal Processing, Vol. 27, Iss. 1-2, 2001-04 ,pp. : 165-176

Springer Publishing Company

Access to resources Recommend Favorite

A Reconfigurable Gaussian/Triangular Basis Functions Computation Circuit

By Abuelma'Ati Muhammad Shwehneh Abdullah

Analog Integrated Circuits and Signal Processing, Vol. 47, Iss. 1, 2006-04 ,pp. : 53-64

Springer Publishing Company

Access to resources Recommend Favorite

Current-mode CMOS multiplier/divider circuit operating in linear/saturation regions

By Lopez-Martin Antonio

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 299-302

Springer Publishing Company

Access to resources Recommend Favorite

Automated simplified analysis of analogue circuit behaviour based on fully symbolic relations between parameters

By Aguirre Idoia Carlosena Alfonso

International Journal of Electronics, Vol. 88, Iss. 10, 2001-10 ,pp. : 1103-1115

Taylor & Francis Ltd

Access to resources Recommend Favorite