Reduced Order Modeling for RLC Interconnect Tree Using Hurwitz Polynomial

Author: Yang X-D.  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.31, Iss.3, 2002-06, pp. : 193-208

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract