A Novel Dual-Modulus 2.8 GHz Divide-by-127/128 Prescaler Using Pull Down Transistor in 0.35  m CMOS Technology

By Rana Ram  

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 2, 2005-01 ,pp. : 191-195

Springer Publishing Company

Access to resources Recommend Favorite

A novel 2.4GHz CMOS dual-modulus prescaler using new implementation of phase-switching technique

By Chi Baoyong   Shi Bingxue  

International Journal of Electronics, Vol. 89, Iss. 6, 2002-06 ,pp. : 505-515

Taylor & Francis Ltd

Access to resources Recommend Favorite

A High-Speed Low-Power Divide-by-15/16 Dual Modulus Prescaler in 0.6 m CMOS

By Tang Y.   Aktas A.   Ismail M.   Bibyk S.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 2, 2001-08 ,pp. : 195-200

Springer Publishing Company

Access to resources Recommend Favorite

Design and implementation of a 1–5 GHz UWB low noise amplifier in 0.18 μm CMOS

By Shen Ming   Tong Tian   Mikkelsen Jan   Jensen Ole   Larsen Torben  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 41-48

Springer Publishing Company

Access to resources Recommend Favorite

A 16 b 2 GHz digital-to-analog converter in 0.18 μm CMOS with digital calibration technology

By Weidong Yang   Jiandong Zang   Tiehu Li   Pu Luo   Jie Pu   Ruitao Zhang   Chao Chen  

Journal of Semiconductors, Vol. 36, Iss. 10, 2015-10 ,pp. : 105002-105008

IOP Publishing

Access to resources Recommend Favorite