An improved low offset latch comparator for high-speed ADCs

By Sadeghipour Khosrov  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 205-212

Springer Publishing Company

Access to resources Recommend Favorite

A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC

By Shubin Liu   Zhangming Zhu   Yintang Yang   Lianxi Liu  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55008-55015

IOP Publishing

Access to resources Recommend Favorite

Design considerations for a high-speed CMOS comparator

By Birru Dagnachew  

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 437-443

Taylor & Francis Ltd

Access to resources Recommend Favorite

Circuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator

By Chen L.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 3, 2001-09 ,pp. : 293-297

Springer Publishing Company

Access to resources Recommend Favorite

High-speed low-power CMOS comparator dedicated to 10 bit 20 MHz pipeline ADCs for RF WLAN applications

By Guermaz M. B.  

International Journal of Electronics, Vol. 95, Iss. 9, 2008-01 ,pp. : 869-878

Taylor & Francis Ltd

Access to resources Recommend Favorite