The Effects of Non-Idealities and Current Limitations on the Simulated Inductances Employing Current Conveyors

Author: Yuce Erkan  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.46, Iss.2, 2006-02, pp. : 103-110

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract