Layout preferences concerning matching in a fully differential Δ Σ modulator design

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.51, Iss.2, 2007-05, pp. : 129-130

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Layout preferences concerning matching in a fully differential ΔΣ modulator design

By Binici Hakan Kostamovaara Juha

Analog Integrated Circuits and Signal Processing, Vol. 50, Iss. 2, 2007-02 ,pp. : 95-103

Springer Publishing Company

Access to resources Recommend Favorite

A 18-mW, 20-MHz bandwidth, 12-bit continuous-time Σ Δ modulator using a power-efficient multi-stage amplifier

By Ran Li Jing Li Ting Yi Zhiliang Hong

Journal of Semiconductors, Vol. 33, Iss. 1, 2012-01 ,pp. : 15007-15013

IOP Publishing

Access to resources Recommend Favorite

A low-power, second-order Δ/Σ modulator using a single class-AB op-amp for voice-band applications

By Safarian Aminghasem

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. : 199-211

Springer Publishing Company

Access to resources Recommend Favorite

A Non-Feedback Δ-Σ Modulator for Digital-to-Analog Conversion Using Digital Frequency Modulation: ICECS'02 (Guest Editors: Malgorzata Chrzanowska-Jeske and Branimir Pejcinovic)

By Wisland Dag T.

Analog Integrated Circuits and Signal Processing, Vol. 41, Iss. 2-3, 2004-12 ,pp. : 209-222

Springer Publishing Company

Access to resources Recommend Favorite

A SAR-based Σ∆ modulator using shared DAC

By Reyhani Shahbaz Hashemipour Omid

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 2, 2014-05 ,pp. : 267-276

Springer Publishing Company

Access to resources Recommend Favorite