Vernier parallel delay-line based time-to-digital converter

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.71, Iss.1, 2012-04, pp. : 151-153

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An Integrated Digital CMOS Time-to-Digital Converter with Sub-Gate-Delay Resolution

By Ma¨ntyniemi A.

Analog Integrated Circuits and Signal Processing, Vol. 22, Iss. 1, 2000-01 ,pp. : 61-70

Springer Publishing Company

Access to resources Recommend Favorite

A time-to-digital converter based AFC for wideband frequency synthesizer

By Huang Deping Li Wei Zhou Jin Li Ning Ren Junyan Chen Jinghong

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 2, 2014-05 ,pp. : 207-217

Springer Publishing Company

Access to resources Recommend Favorite

Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

By Nissinen Ilkka

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 271-280

Springer Publishing Company

Access to resources Recommend Favorite

Integrated Time-to-Digital Converters Based on Interpolation

By Räisänen-Ruotsalainen E. Rahkonen T. Kostamovaara J.

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 1, 1998-01 ,pp. : 49-57

Springer Publishing Company

Access to resources Recommend Favorite

An 11-bit and 39 ps resolution time-to-digital converter for ADPLL in digital television

By Liu Wei

International Journal of Electronics, Vol. 97, Iss. 4, 2010-04 ,pp. : 381-388

Taylor & Francis Ltd

Access to resources Recommend Favorite