A comparative study of formal verification techniques for software architecture specifications

ISSN： 1022-7091

Source： Annals of Software Engineering, Vol.10, Iss.1-4, 2000-01, pp. : 207-223

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An empirical evaluation of deadlock detection in software architecture specifications

By Tsai J.J.P. Xu K.

Annals of Software Engineering, Vol. 7, Iss. 1-4, 1999-01 ,pp. : 95-126

Springer Publishing Company

Access to resources Recommend Favorite

Formal software development in the Verification Support Environment (VSE)

By Hutter Dieter Langenstein Bruno Rock Georg Siekmann Jörg H. Stephan Werner Vogt Roland

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 12, Iss. 4, 2000-10 ,pp. : 383-406

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dynamic and Formal Verification of Embedded Systems: A Comparative Survey

By Loghi Mirko Margaria Tiziana Pravadelli Graziano Steffen Bernhard

International Journal of Parallel Programming, Vol. 33, Iss. 6, 2005-12 ,pp. : 585-611

Springer Publishing Company

Access to resources Recommend Favorite

Towards UML-based formal specifications of component-based real-time software

By Bianco Vieri

International Journal on Software Tools for Technology Transfer, Vol. 9, Iss. 2, 2007-03 ,pp. : 179-192

Springer Publishing Company

Access to resources Recommend Favorite

Comparative Assessment of Software Quality Classification Techniques: An Empirical Case Study

Empirical Software Engineering, Vol. 9, Iss. 3, 2004-09 ,pp. : 229-257

Springer Publishing Company

Access to resources Recommend Favorite