![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
Author: Huang May
Publisher: Taylor & Francis Ltd
ISSN: 1065-514X
Source: VLSI Design, Vol.14, Iss.2, 2002-01, pp. : 219-227
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
![](/images/ico/ico_close.png)
![](/images/ico/ico5.png)
Timing Challenges for Very Deep Sub-Micron (VDSM) IC
By Lin I.
VLSI Design, Vol. 15, Iss. 3, 2002-01 ,pp. :