Low-power Application-specific Parallel Array Multiplier Design for DSP Applications

Author： Hong Sangjin  

Publisher： Taylor & Francis Ltd

ISSN： 1065-514X

Source： VLSI Design, Vol.14, Iss.3, 2002-01, pp. : 287-298

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Algorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors

By Shao Zili   Zhuge Qingfeng   Zhang Youtao   Sha Edwin H-M.  

International Journal of High Performance Computing and Networking, Vol. 1, Iss. 1-2, 2005-08 ,pp. : 4-16

Inderscience Publishers

Access to resources Recommend Favorite

Application-specific permutation networks

By Drager Thorsten   Fettweis Gerhard P.  

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 199-208

Inderscience Publishers

Access to resources Recommend Favorite

Research and design of a low-power wireless sensor networks

By Gao Zhijun   Wang Hongyu   Xue Chunyan   Han Zhonghua  

International Journal of Modelling, Identification and Control, Vol. 20, Iss. 2, 2013-08 ,pp. : 139-147

Inderscience Publishers

Access to resources Recommend Favorite

A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration

By Mbaye Mame  

Journal of VLSI Signal Processing, Vol. 47, Iss. 3, 2007-06 ,pp. : 297-315

Springer Publishing Company

Access to resources Recommend Favorite

Exploring temperature-aware design in low-power MPSoCs

By Paci Giacomo   Poletti Francesco   Benini Luca   Marchal Paul  

International Journal of Embedded Systems, Vol. 3, Iss. 1-2, 2007-12 ,pp. : 43-51

Inderscience Publishers

Access to resources Recommend Favorite