A Fast Dynamic 64-bit Comparator with Small Transistor Count

Author： Wang Chua-Chin   Hsueh Ya-Hsin   Wu Hsin-Long   Wu Chih-Feng  

Publisher： Taylor & Francis Ltd

ISSN： 1065-514X

Source： VLSI Design, Vol.14, Iss.4, 2002-01, pp. : 389-395

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An Embedded Low Transistor Count 8-bit Analog-to-digital Converter Using a Binary Searching Method

By Wang Chua-Chin   Hsueh Ya-Hsin   Huang Shao-Ku  

VLSI Design, Vol. 14, Iss. 2, 2002-01 ,pp. : 193-202

Taylor & Francis Ltd

Access to resources Recommend Favorite

Accelerating Mobile Video: A 64-Bit SIMD Architecture for Handheld Applications

By Paver N.   Khan M.   Aldrich B.   Emmons C.  

Journal of VLSI Signal Processing, Vol. 41, Iss. 1, 2005-08 ,pp. : 21-34

Springer Publishing Company

Access to resources Recommend Favorite

Air bearing dynamic stability on bit patterned media disks

By Li Liping   Bogy David  

Microsystem Technologies, Vol. 19, Iss. 9-10, 2013-09 ,pp. : 1401-1406

Springer Publishing Company

Access to resources Recommend Favorite

Study of Perceived Bit-depth on TV with High Dynamic Range

By Kim Yuhoon   Bang Sungjin   Kwon Jang-Un   Display LG  

Color and Imaging Conference, Vol. 2015, Iss. 1, 2015-10 ,pp. : 148-153

Society for Imaging Science and Technology

Access to resources Recommend Favorite

Reduction of Power Dissipation in Dynamic BiCMOS Logic Gates by Transistor Reordering

By Rezaul Hasan S.M.   Wahab Yufridin  

VLSI Design, Vol. 15, Iss. 2, 2002-01 ,pp. : 547-553

Taylor & Francis Ltd

Access to resources Recommend Favorite