Minimizing Spurious Switching Activities with Transistor Sizing

Author: Wróblewski Artur  

Publisher: Taylor & Francis Ltd

ISSN: 1065-514X

Source: VLSI Design, Vol.15, Iss.2, 2002-01, pp. : 537-545

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract